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LIST OF CMOS/SOS STANDARD CELL DATA SHEETS
112•,1	 Two-Input NOR
1130	 Three-Input NOR
1140	 Four-Input NOR
1220	 Two-Input NAND
1230	 Three-Input NAND
1240	 Four-Input NAND
1310	 Buffer Inverter
1340	 Two to One Clocked Trans. Gate
1370	 Low Z Transmission Gate
1510	 Non-Inverting Buffer
1510	 Double Buffer Inverter
1570	 On-Chip Tristate
1620	 Two-Input AND
1630	 Three-Input AND
1640	 Four-Input AND
1720	 Two-Input OR
1730	 Three-Input OR
1740	 Four-Input OR
1370 Two, Two AND-Two NOR
1890 Two, Two, Two AND-Three NOR
2000	 J/K Flip-Flop with Set/Reset
iv
LIST OF CMOS/SOS STANDARD CELL DATA SHEETS (Concluded)
2020 D Type, M/S S/Il Flip-Flop
2310 Exclusive Oil
2570 Off Chip Tristate Pad
2810 D Flip-Flop with Inverted Output
2820 D Type M/S Flip-Flop
2830 D Flip-Flop with Feedback Loop
2840 D flip-Flop with Reset
7000 PLA Input Decoder
7010 PLA Output Function String
9020 Off-Chip Tristate Pad
9030 Input Inverter Buffer Pad
9040 Input Inverter Buffer Pad
9050 Off-Chip Tristate Pad
9060 Off-Chip Inverting Buffer Pad
9070 Off-Chip Inverting Buffer Pad
9130 Buffered Non-Inverting Input Pad
9140 Buffered Non-Inverting Input Pail
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I. INT RODLJCT K)N
This report describes the NASA-MSFC high speed CMOS/ SOS standard
cell family, which was developed on (1) NASA programs NAS12-2233 and
NAS8-29072 under the direction of John Gould, NASA Technical Program Direc-
tor, MSFC, Huntsville, Alabama, and (2) internal Independent Research and
Development programs.
The circuits were designed to be compatible with and maximize the per-
formance of the Automatic Placement and Routing Program PI12D which was
also originally developed under NASA program NAS12-2233 directed by John
Gould and improved on other Government programs as well as on several
Independent Research and Development programs. Together the program and
circuits provide the capability of generating high speed, high perfor,'llance,
random logic custom LSI arrays with quick turnaround, high density, and low
static and dynamic power.
The basic technology with which circuits are designed is the self-aligned,
silicongate CMOS/SOS process.
These cells are used in the generation of design automated custom LSI
arrays in virtually the same manner as other RCA-designed standard cell
families. Briefly this requires user-generated input data to the computer pro-
gram which consists of the net or connectivity list of circuit cells as well as the
cell or pattern identification numbs which is available from the data sheets.
With essentially this information, the computer placement and routing program
will provide an automatically generated layout and interconnection in a data
format consistent and compatible with an automatic precision mask artwork
pattern generator.
This report contains standard cell data sheets for each of the cells. It
contains a description of the general information and data that are contained on
all data sheets. It also contains additional information and descriptions where
appropriate. For example, addition^l b,, .ormation is provided as to hove the
dynamic performance curves shown on the data sheets were generated, the
validation process, and the means by which their accuracy will be updated. A
user's guide is planned, which will complement the data contained here, to pro-
vide the design information necessary for complete user utilization.
II. HIGH SPEED CMOS/SOS STANDARD CELL FAMILY
A.	 CELL DESCRIPTIONS
The table lists the cells that currently make up the CMOS/SOS standard
cell family. Data sheets are contained for these cells in the Appendix. Where
necessary, the accompanying table contains information additional to that on the
data sheets to describe cell operation.
Each data sheet contains the following information:
• Cell family technology.
• Descriptive name of the cell indicating its function.
• Cell identification or pattern number. This number identifies the cell
in the input data to the automatic placement and routing program.
• Supply voltage for which the given propagation delay and transition
times are applicable.
• Width of the cell in mils.
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• Circuit schematic of the logic configuration including the numbering
of each input and output connection. These numbers provide the
means by which the chip interconnection or net list is generated.
• Capacitance at each input and output connection. This capacitance is
computed on the basis of the geometry, topology, and materials
associated with the capacitor. The Miller effect is not included in
value. It is automatically included when the device is analyzed by
computer simulation techniques.
• Logic symbol plus the Boolean equation describing the cell function.
• Truth table.
• Dynamic performance data.
Dynamic performance data at V DD 10 V is provided for each logic
cell. These data may be presented in several ways. These include propagation
delay on a per stage basis, transition time, clock rate, minimum or maximum
pulse width, delay measured with respect to the cloth, or combinations of these.
In all cases the dvnamic data are given as a function of load capacitance.
For logic cells like the 1120, 1130, 1140, 1220, 1230, 1240, 1310, 1520
and the 1620, the delay is given in the form of curves showing stage delay and
i
transition times as a function of capacitive loading. The stage delay is the
average of the propagation delay as me-. ,,sured at the 50 percent signal swing
level for positive and negative going input signals. Similarly, the transition
time is measured over the 10 to 90 percent rise and fall times. The input signal
s
	
	
to these circuits during the generation of these data is the output of an inverter
stage which acts as a buffer against the programmed input pulse. The principal
objective of this buffer is to minimize the effect of the transition time of the
w	 input on the dynamic data. The dependency, nevertheless, exists and should be
k
considered.
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In contrast to this, the dynamic data for those circuits which contain
storage devices are given in terms of the minimum pulse width to transfer new
data into the master and slave storage elements as well as propagation delay
data. In the latter case, the delay is specified from the 50 percent level of the
negative transition of the clock to the 50 percent level of the output of the slave.
As new cells are added to the CMOS/SOS family, they will be dynamically
characterized in a manner that will optimize the cell's usefulness to the system
designer.
B.	 PROCEDURE FOR GENERATING DYNAMIC DATA
The dynamic data shown on the data sheets are based on computer simu-
lation techniques using a RCA-developed computer circuit analysis and simula-
tion program. Primarily developed for integrated circuit application, the pro-
gram contains specially developed device models with parameters expressed in
process parameters as well as circuit parameters. To characterize a particular
process, the parameters of the device models are provided values that corres-
pond directly to the process being used.
A detailed description of how the dynamic data were generated can be
found in the final report.'
Briefly, however, each cell was simulated as follows: all transistors
were simulated by a device model that included its mask geometries; electrical
characteristics like threshold voltages; intrinsic capacitances, process param-
eters values for mobility, gate oxide, field oxide thickness, and permitivity;
1. P. Ramondetta, A. Feller, It. Noto and T. Lombardi, "CMOS Array Design
Automation Techniques," Final Report on Contract NAS12-2233 Mods G and
11, RCA Advanced Technology Laboratories, Camden, New Jersey, May
1975.
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effect of lateral diffusions expressed in terms of modified channel length; and
resistance associated with the polysilicon gate and intracell connections. Each
cell was analyzed with a load that consists of a series resistor and cu,iacitive
load. The series resistor represents the anticipated average resistance that a
typical cell will be driving as a result of polysilicor^ interconnections. In addi-
tion, the cell being analyzed is driven by an inverter circuit which is designed
to provide a signal that simulates the input signal which it normally encounters
in a CMOS/SOS LSI array environment.
A key to the accuracy and reliability of the results produced by the
analysis and simulation techniques lies in the accuracy and validity of the values
used to define the parameters of the device models. To date IICA has produced
more than 50 CMOS/SOS LSI arrays including at least four test chips. Although
all of the test chips, including the one described in the reference NASA final
report, were designed for different purposes, each one had special circuits
designed to characterize the process and generate device model parameter
values., Then, as the various functional CMOS/SOS arrays were fabricated and
tested, the values of the parameters were improved and updated. In this way,
the accuracy and validity of the model are established with a corresponding
increase in the accuracy and validity of the performance predicted by the simu-
lation techniques. As additional CMOS/SOS LSI arrays are produced using the
CMOS/SOS standard call family, the model and its parameter values will con-
tinue to be improved and updated.
Although the stage propagation delays and transition times given in the
data sheets are ,specifically for a 10-V V DD , they can be used to a first-order
approximation to provide corresponding cell information at supply voltages
other than 10 V. For example, at 5-V VDD and assuming a threshold voltage
for 'P and N at 1.5 V, the delay will be reduced as compared to the 10-V data
as follows:
rv
1Reduction in stage delay at 5 V = ( 10= 11.512 ( 	 (0.8) _= 2.4
The 0.8 factor in the equation is an empirical figure that is considered
reasonably conservative.
C.	 ADDITIONAL CELL DATA
1. D-Tyne, Master/Slave Flip-Flop (Cell No. 2820)
This cell is a true master-slave flip-flop designed for various register
applications. With the addition of - u e%;ternal inverter., such as the 1310 or
1520 cell, it may be used for counter and toggle applications. Information is
stored by means of tristate type devices, ensuring a data input characteristic
that is purely capacitive. Data present at the "D" input are transferred to the
"Q" output during the negative-going transition of the clock pulse. Loading the
master flip-flop is initiated on the positive-going edge of the clock pulse.
Operating; Characteristics
• Clock should remain in the high state for a minimum of 22 ns to
insure a proper transfer of the data information into the master
flip-flop.
• The clock should remain in the low state for a minimum of 20 ns to
insure a proper transfer of the master data to the slave flip-flop.
• The clock transition (10-90 percent) edge time , should be kept below
60 ns.
• For output loading on "Q" greater than 0.4 pF, allow a minimum of
26 ns to transfer the data to slave and latch it in.
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The cell is implemented with a eua:'bination of functional, transmission
gate, and tristate logic. The transmission devices are used to connect (and
disconnect) the master and slavc ct-?rage devices from the "D" input and master
rank, respectively. Each storage element is implemented with a single inverter
and a low conductance feedback tristate device. Information is held by means of
the smaller, high impedance tristate inverter. The outputs of these tristate
inverters are disconnected while their particular flip-flop is being loaded.
Latch-up occurs during the transition time of the clock signal, during the falling
edge for the master flip-flop, and during the rising edge for the slave flip-flop.
At this time, the transmission devices are disconnecting. When the clock signal
is high, the logical level at the "D" input is propagated through the first trans-
mission device and loaded into the inverter of the master flip-flop. When the
clock signal goes from a high to a low (1 to 0) state, two simultaneous events
occur. The master's tristate begins to maintain and define the logical level at
the input to the master rank, and the input transmission device begins to isolate
the master rani: from the 'D" input. Concurrent with these events, the second
transmission device begins to connect the slave to the master. Opposition from
the slave's feedback tristate is eliminated by disconneeLing the output from this
node.
2. Off-Chip Inverting Buffer Pad (Cells No. 9060 and 9070)
These cells are designed for driving Inrge off-chip capacitive loads. To
increase the gate density of the arrays using the drivers, the cells have been
•	 incorporated into an output pad design. Consequently, they are placed in the
pad area. The two cells differ only in their ground and power bus connection.
i
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TABLE. HIGH SPIED CMOS/SOS STANDARD CELL LIBRARY
Cell Number Cell Function Description/Comments
1120 Two-Input NOR Logical NOR
1130 Three-Input NOR Logical NOR
1140 Four-Input NOR Logical NOR
1220 Two-Input NAND Logical NAND
1230 Three-Input NAND Logical NAND
1240 Four-Input NAND Logical NAND
1310 Buffer Inverter On-chip operation with loads up to
4 pF
1340 Inverting 2 x 1 When the control is in the high state
Multiplexer (10 V) , the output is A .
	 When the
control is low, the output is B.
1370 Low Z Transmi"ion Electronic equivalent of a single
ate pole, single throw switch.
	 When
the control is in the low state,
the input and output are effectively
disconnected and the other node
either floats or is defined by other
circuit elements.
	 In the high
state, the transmission gate is in
the "ON" state with the output
connected to the input with a
series resistaneP of approximately
2000 ohms.
1510 Non-Inverting Primarily designed for "on-chip"
Buffer use, this cell can be used to reduce
delays when the load capacitan: e
exceeds 2 psr .
TABLE (Continued)
Cell Number Cell Function Description/Comments
1520 Double Buffer For capacitance loads in excess of
Inverter 4 pF
1570 On-Chip Tristate This cell is a trietate device
designed fo-r on-chip use.
	 A con-
trol is available to determine the
operation mode of this cell.
	 With
the control high, the cell operates
as an inverter buffer capable of
driving heavy on-chip loads.
	 With
the control low, the cell is in the
"DOFF" state, with an extremely
high output impedance — on the
order of 0.1 pF.
	 This permits
the use of bidirectional busses on
the chip.
1620 Two-Input AND Logical AND through two functional
stages
1630 Three-Input AND Logical AND through two functional
Stages
1640 Four-Input AND Logical AND through two functional
stages
1720 Two-Input OR Logical OR through two functional
stages
1730 Three-input OR Logical OR through two functional
stages
1740 Fcur-input OR Logical OR through two functional
stages
1870 Two, Two and-Two This cell pe rforms the function
NOR 7. = AB+CD.	 Drive capability and
performance are similar to the
1120 type call.
L_
TABLE: (Continued)
Cell Number Cell function Description/Comments
1890 Two, Two, Two This cell performs the function
And-Three NOR ?. = AB+CD+L F.	 Drive capability
and performance are similar to
the 1130 type cell.
2000 J/K ^lip flop with This cell is one of the more complex
Set/Reset of the standard cells.
	
Both the set
and reset are unconditional except
that the two positive pulses must
not be applied simultaneously. 	 The
truth table, shown below, was
extracted from the data sheet.
C	 J	 K S	 R Q
U	 0	 0	 0	 Q
n-1
1	 0	 U	 0	 1
0	 1	 0	 0	 0
1	 1	 0	 0	 Qn-1
*	 0	 0 Qn-1
*	 *	 *	 1	 0	 1
*	 *	 *	 0	 1	 0
*	 *	 *	 1	 1	 Prohibited
Note:	 Qn is state of flip-flop-1
before last clock transition
* Don t care condition
2020 D-Type, M/5, This is another of the more complex
S/R flip-flop of the standard cells. Both the set
and reset are unconditional except
that the two positive pulses must
not be applied simultaneously.	 The
truth table, shown below, was
extracted from the data sheet.
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JTABLE (Continued)
Cell Number	 Cell Function	 Des cription/Comm^nts
Clock	 D	 R	 S	 Q	 Q
0	 0	 0	 0	 1
1	 0	 0	 1	 0
*	 1	 0	 0	 1
*	 *	 0	 1	 1	 0
*	 *	 1	 1	 n n
* —Don't Care Case
n — Undefined Output Case
2310	 Exclusive OR
	 Exclusive 011 through a unique
combination of four transistors.
2570	 Off-Chip Tristate	 A special off-chip tristate device
Pad	 with 5 times the drive power of
the 9020/0050 cell.
2810	 D Flip-Flop with
	 This cell is one of three latches in
Inverter output	 the cell family.	 This cell provides
all the functions of the 2830 cell
except that it provides an output
in which the polarity of the data is
inverted.
2820	 D Type Master-	 See Section II C 1.
Slave Flip-Flop
2830	 D Flip-Flop with	 This cell performs the function
Open Feed-Back	 Q = DC + Qn-1 C where D is
Loop
	 the data input, C is the clock or
control element, Q is the output
of the latch and Qn-1 is the state
of the latch prior to application of
the negative clock.	 This cell can
be used as an input or output register
-flop.
i element, for buffering, for temporary
storage, and as a control llip
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TABLE (Continued)
Cell Number Cell Function Description/Comments
2840 D Flip-Flop with F':	 , cell is the third of the latch
Reset type cells in the CMOS/SOS cell
family.
7000 PLA Input Decoder This cell, together with the 7010,
provides a PLA function. 	 This cell
provides a full three-input decoded
output with an inhibit control that
permits expandability. 	 Functionally
the cell consists of eight 4-input
gates with eaph providing the full
3 data input decoding.
7010 PLA Output This cell provides the programmable
Function String part of the PLA through mask
programming.
	 It essentially
provides the "OR" function and
may be cascaded serially to
provide more complex logic
functions.
9020/ Off-Chip Tristate These cells are tristate high
9050 Pad current drivers designed to drive
high capacitance "off-chip" loads.
The state of these cells are
determined by a control input.
When the control is high the cells
are low Z, non-inverting buffers.
when control is low, devices
become high impedance devices
that may i;c common bussed or
phantom ORed. The two cell
types are distinguished by their
location and orientation in the
street area.
9030/ Input Inverter An input pad that provides wave-
9040 Buffer Pad form shaping buffe ring and signal
inversion.
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TABLE (Concluded)
Cell Number Cell Function Description/Comments
9060/ Off-Chip Inverting See Section II C. 2.
9070 Buffer Pad
9130/ Buffered Non- An Input pad that provides waveform
9140 Inverting Input shaping and buffering wit,i no signal
Pad inversion.
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APPENDIX
CMOS/SOS STANDARD CELL DATA SHEETS
ANI
15
PTWO—INPUT NOR
	 SOS STANDARD
CELL NO. »2o
4 DEVICES
3 PADS	 CELL WIDTH= 3 TAILS
	
vDD - io v
SCHEMATIC
+v
•-•
^ 3 ^. 8 	p
^. 2.6 MILE
2.6 MILS
X ( '
N —N
_. 0.8
MILS
0.8
MILS
PIN	 CAPACITANCE (pF)
2	 0.030
3	 0.265
4	 0.265
LOGIC SYMBOL
3  B	 i	 ^-.
C- x , 2
C4) A --" —
x -A+0
TRUTH TABLE
A	 8	 X
0	 0	 1
0	 1	 0
1	 0	 0
1	 1	 0
20	 20
15	 155
C
J 10
	 10
^	 J
W	 J
Q	 LL1.,	 W
N	 N
5	 ac 5
0	 05	 1.0	 1.5	 2.0	 0	 05	 1.0	 1.5	 2.0
TOTAL LOAD CAPACITANCE (PF) 	 TOTAL LOAD CAPACITANCE (pF)
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THREE-INPUT NOR
. DEVICES
4 PADS
SOS STANDARD
CELL NO. 1130
CELL WIDTH • 4 MILT
I
VDD n 10 V
SCHEMATIC
+V
F
05 C 3.9 MILT
C4) 8 3.9 Mali
PO A 3.9 MILT
N I N ^	 N0.i	 `^ 0 0.9
MILL	 MILT	 MILT
PIN CAPACITANCE (pF)
2 0.060
3 0.376
4 0.376
6 0.376
LOGIC SYMBOL
3	
A	
c--
	
O4 8	 C---" x 2 i
D6 
C
X,At8;C
TRUTH TABLE
A 8 C	 X
0 0 0 I	 1
0 0 1 1	 0
0 `	 1 0 0
0 I	 1 1 I	 0
1 0 0 0
1 0 1 0
1 1 ,	 0 0
1 1 1 0
20 20
16 18
W 10 10
O J
L7 ^
N
6 6
0 0.6	 1.0	 1.6	 2.0 0	 0.6	 1.0	 1.6	 2.0
TOTAL LOAD CAPACITANCE IpF) TOTAL LOAD CAPACITANCE IpF)
FOUR—INPUT NOR
	 SOS STANDARD
CELL NO. 1 140
• DEVICES
5 PADS	 CELL WIDTH* 5 MILL
	 VDD-10V
PIN CAPACITANCE (pF)
2
3
4
5
5
0.070
0A50
0.450
0.450
0.450
SCHEMATIC
OD °-L Ps MILT
C	 P0 MILT
I
n4 8 Q"r' I '^Li
a AO- r6	 iI lil
XX
N I	 N I, N	 N l2
0.8
	 0.0 i	 0.i
	
0.i
` 1 MPLi	 1 Mlli I	 MILK 1 MILS
LOGIC SYMBOL
4 A
G C --,
X - A + 0 + C + D
TRUTH TABLE'
A	 8	 C	 D	 X
0	 0	 0	 0	 1
I
i
ALL OTHER INPUT	 0
COMBINATIONS i
20 '-	 20
15	
g 15
s 10	 10
O	
-Iw	 <
c7
5	 5
1	 1	 1	 1	 1	 1
0	 0.5	 1.0	 1.5	 2.0	 0	 0.5	 1.0	 1.5	 2.0
TOTAL LOAD CAPACITANCE IPF)	 TOTAL LOAD CAPACITANCE IpF)
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+v
1.3
MILS
O B	 N
^IA
MILB
02 	 -	 I t^ to MILB
.
1.3 MIL&
—0 x 4^
!9
Amm"m
TWO-INPUT NANO
	 SOS STANDARD
CELL NO. »o
4 DEVICES
3 PADS	 CELL WIDTH  3 MILS
	 voo-10v
SCHEMATIC
	 LOGIC SYMBOL	 1
PIN CAPACITANCE ( pF )
2 0201
3 0201
4 0.043 J
0 A  
^3 B
XmA,8
TRUTH TABLE
A	 B	 X
0	 0	 1
0	 1	 1
1	 l	 0	 1
1	 I	 1	 0
ii
I
20	 20
16	 1B
I
w
THREE—INPUT NAND
	
SOS STANnARD
CELL NO. 1230
6 DEVICES
1 PADS	 CELL WIDTH S / MILS
	 VDD-10v
SCHEMATIC
«v
1.3
V
^	 1	 1.3
p
1.8
MILL Mlli ^MILS
^—Q X
C 2.a.1 O
MILS
B O 2.1
MILL
102 A 211
MILS
PIN CAPACITANCE (pF)
2 0.266
3 0.266
1 0.266
6 0.076
-	 LOGIC SYMBOL	 I
0 A
B	 — X 6O
O
C
1
X-A-B•C
TRUTH TABLEA a C 	7X
0 0 0 1
0 0 1 1
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 1
1 1 0 1
1 1 i 0
	
20	 20
15-16
P	 ^
	
Q 10
	
J 10
1	 1	 1	 1	 I	 1	 1	 1	 1
	0 	 0.6	 1.0	 1.6	 2A	 0	 04	 1.0	 1.6	 2.0
TOTAL LOAD CAPACITANCE ( pFi	 TOTAL LOAD CAPACITANCE IpF)
AL 
pAOE
 
15
0 F Y^R qU A^0
20
.^i
ORIGINAL I'A(A. 16
OF I't)OR QUALM
FOUR-INPUT NAND
	 SOS STANDARD
CELL NO. 1m
f DEVICES
f PADS
	 CELL WIDTH • f MILE	 VDD n 10 V
SCHEMATIC	 +V
r	 r^	 r
14
	 1.3	 11	 P
Milt	 MILL	 MIN
	141 MIN
x
OD
	 a. MIN	 O
O C	 Nt.t Mllt
O .
	 N
tt MIN
O A	 ^Ngp  MIN
PIN CAPACITANCE (pF )
2 0.319
3 0.319
4 0.319
5 0.319
f 0.142
n	
LOGIC SYMBOL
`)
3 A !	 ^.
C x (!,;
5 D
I	 X-A f C 0	 I
l 	 1
TRUTH TABLE
A	 9	 C	 D	 x
1	 1	 1	 1	 0
ALL OTHER INPUT GOMBINATIONf	 1
20
1f 15
10 10
W
{^tN
5 at 5
0	 0.5	 1.0	 IA	 2.0	 0	 0.5	 1.0
	
1.5
	 2.0
TOTAL LOAD CAPACITANCE IpF)	 TOTAL LOAD CAPACITANCE (pF)
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.r
p--
BUFFER INVERTER	 SOS STANDARD
CELL NO. 1310
a DEVICES
a PADS
	 CELL WIDTH • 2 MILT	 VDD' 10 v
SCHEMATIC
!.Y MILS
OA	 X
N	
(Z )
`3
to MILS
I
PIN CAPACITANCE (pF)
a
3
0.010
0.311
LOGIC
-
 SYMBOL
A _	 — X Ca
X•A
TRUTH TABLE
A x
i
0
0
1
20	 30
15	 16
10	 10
R
6	 s 6
0	 6	 60	 1.6	 20	 0	 0.6	 1.0	 1.6	 aA
TOTAL LOAD CAPACITANCE (pPl
	
TOTAL LOAD CAPACITANCE (pFl
22
0.5	 1.0	 1.6	 2.0
TOTAL LOAD CAPACITANCE (pF)
0
TOTAL LOAD CAPACITANCE (pF)
0
20
15
10
J
J
t
LL
rAN
oc	 5
20
16
g 10
O
W
C7d
NN 6
2:3
INVERTING 2XI	 SOS STANDARD
MULTIPLEXER	 CELL NO. mo
10 DEVICES
4 PADS
	
CELL WIDTH • 6.0 MILE	 Voo a 10 V
SCHEMATIC V
4s
2,A O---r--^ ► ►
1 ^2.7 2.Eh^
0	 ----. -0 3,2----^
'.X1.2
_	
j
5,C -7	 Y	 j I" N
I
!
N 4Lj h 0.9
-- r---
PIN CAPAC ITANCE (pF)_
2 0.36
3 0.01
4 0.41
5 0.69
LOGIC SYMBOL.
3, z
2, A
5,c
CA+CB - z
TRUTH TABLE
A	 9
--
C z
0	 0	 0
0	 0	 1
0	 1	 0
0	 1	 1
1	 o
1
1
0
1
t
1	 0
1	 i	 4
0
0
1	 1	 1 0
r
D	 N
rl
2.7
C
i
X
TRUTH TABLE
C	 T
0
1
0
1
PIN	 CAPACITANCE (PF)
2	 0.255
3	 0.078
4	 0.335	 I
1	 `OUTPUT IS UNDEFINED, HI Z STATE
0
0
1
1
0
1
HIGH Z DRIVER
4	 8	 12	 1s
TOTAL LOAD CAPACITANCE (pFI
TRANSMISSION GATE 
	
SOS STANDARD
i	 CELL NO. 1370
4 DEVICES
3 PADS
	
WIDTH - 4 MILS
SCHEMATIC
VDD" lov
I	 LOGIC SYMBOL
	 I
01 C
i	 P
	
JD	 X 3
1.6 MILS
N	 X - DC
1.0 MILS
40	 80
30 C INPUT 60
HI Z DRIVER
a C IN LOW Z
G
20 40
0 U.
10 DIN cc 20
0 04	 •	 12	 16
TOTAL LOAD CAPACITANCE (pF)
24
ORIGINAL PAGE IS
I(W POOR QUALITY
NON—INVERTING BUFFER
4 DEVICES
2 PADS	 CELL WIDTH=
SCHEMATIC
r	 ^
2A	 02
O A 	 I	 X Q
N	 N
1 A	 2.8
PIN CAPACITANCE (pF)
2
3
0.310
0.010
SOS STANDARD
CELL NO. isio
VOO'10V
LOGIC SYMBOLr
OA 81	 OBI mod— x
I
X-A
25
DOUBLE BUFFER INVERTER
2 DEVICES
2 PADS
	 CELL WIDTH • 3 MILS
SCHEMATIC
r
P
5.2 MILS
O A	 x
N
2.8 MILS
SOS STANDARD
CELL NO. 162o
VDD n 10 V
LOGIC SYMBOL
l3 	 A	 X	 (3)
x-A
PIN CAPACITANCE (pF)
2
3
0.622
0.010
TRUTH TABLE
A X
0
1
1
0
20	 40
16	 30
10	 20
W	 J
V	 It1.
WN
6	 a 10
_J 	 1	 1	 1
0	 6	 10	 16	 20	 0	 6	 10	 16	 20
TOTAL LOAD CAPACITANCE (yF) 	 TOTAL LOAD CAPACITANCE (pF)
26
0
TOTAL LOAD CAPACITANCE tpF)
L DATA TAKEN 16
M ZERO IMPE7-
CE SOURCE AT
HELD HIGH. 10
W
6
20 n
16
Jt
^ 6e
0
TOTAL LOAD CAPACITANCE IpF)
ORIGINAL PAGE I5
OF POOR QUALPPY
a
TRISTAW
10 OEVI M
PADS	 7019^
O Iiwc
CG u as
•	
%
u	 wr
•
••	 as
C
Ll
^•u
0
aLY
SOS STANDARD
CELL NO. 1670
CELL WIDTH - SA MILS
	 VDD n 10 V
LOGIC SYMBOL
Q C
© D	 1670	 0 )
LOGIC EQUATION
O : D•C for C- 1
O OPEN CKT. FOR C . O
TRUTWTABLE
C	 D
1	 0
1	 1
• DON? CME
CELL 1/O CAPACITANCE VALUES
O	 PIN	 CAPACITANCE (pF)
0	 2	 0.294
1	 3	 0.305
OPEN	 4	 1	 -
0
TOTAL LOAD CAPACITANCE (pF)
20
0
16
c
}
Q
W 10
O
W0QHH 5
20
16
j 10JQ
WN
ac 6
0
TOTAL LOAD CAPACITANCE (PF)
0
s
y
i
TWO—INPUT AND
6 DEVICES
3 PADS	 CELL WIDTH • 4 MILS
SCHEMATIC
+V
+V
	
P	
L3O1.8	 ILO
MILS
x
N
2
N
PIN	 CAPACITANCE (pF )
2	 0.010
3	 0.243
4	 0.243
SOS STANDARD
CELL NO. 1620
VDD ' tO V
LOGIC SYMBOL
OA
04 B	 x 
^^4
x ► AB
TRUTH TABLE
A B x
0 0 0
0 1 0
1 0 0
t t
I
t
Fd P
1.5
MILS
N
4O B
	 1&
MIL
N
4MI LS
28
ORIGINAL PAGE IS
OF POOR QUALITY
THREE--INPUT AND
	 SOS STANDARD
CELL NO. 1830
3 DEVICES
4 PADS
	 CELL WIDTH. 6 MILS
	
voo - 1ov
SCHEMATIC
+v
+v
^°
^I
	 1.6
MILS
r
1.6	 P
MILS
	 1.6
MILS
P
3A
MILS O
N
MILS
^^U^
05 C	 I X2.
2.0
(D Ba r "i I	 2A
MILS
MILS
N3	 A	 2A
^71 LS
PIN CAPACITANCE (PF)
2 0.010
3 0.304
4 0.304
5 0.304
LOGIC SYMBOL
OBXC
O 
CEE6
X - ABC
TRUTH TABLE
A B C X
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 0
1 1 1 1
20 20
16 16
0 10 J 10
W tLL
F
<
NfA
............ 	 "
6 .^►"°
	
ae 6
0 0.6	 1.0	 1.5	 2.0 0	 03	 1.0	 1.6	 2.0	 I
TOTAL LOAD CAPACITANCE (01 TOTAL LOAD CAPACITANCE (PF)
29
LOGIC SYMBOL
O
OB
Q
O
x - ABC
TRUTH TABLE
A B C D X
1 1 9 1 1
ALL OTHER COMBINATIONS 0
PIN CAPACITANCE (pF)
2 0.010
3 0.364
4 0.354
5 0.364
g 0.354
20
15
8
Q
10
W
d:
H
H
0.5
	
1.0	 Is
	 2.0
TOTAL LOAD CAPACITANCE (pF)
FOUR—INPUT AND
10 DEVICES
5 PADS
SOS STANDARD
CELL NO. ie4o
CELL WIDTH • 6 MILS
.r
vDD•10v
SCHEMATIC	 +v
+v
P	 P	 P	 P	 P
1.6	 1.8	 1.8	 1.5
	
^&o
	
2
MILL
x
\J D	
TmlLo
3.2	
S
/^ C	 Nv	 3.2
^.J B O_L^ N3.2
A N3	 C>-+-^ 3.2
20
15
10
J
t
LL
WN
5	 ¢ 5
4S[[
fr
0	 0.5	 1.0	 1.6	 20	 0
"`-	 TOTAL LOAD CAPACITANCE (pF)
E
E'
30
ORIGINAL PAGE 16
OF POOR QUALITY
TWO—INPUT OR	 SOS STANDARD
CELL NO. 1720
6 DEVICES
3 PADS	 CELL WIDTH • 4 MILT	 VDD' 10 v
9
SCHEMATIC
+v
o	 +VP
B	 0.Y
MILT
P	 N
A O
	 O.Y	 24
OMILS	 MILS
Li
X 4^
N	 N	 N
0.5	 0.5	 to
MILS	 MILS	 MILS
PIN CAPACITANCE (PF)
2 0.116
3 0.116
4 0.010
LOGIC SYMBOL
OA :E:>)-- >BI—X
o
X-A+B
TRUTH TABLE
A	 B	 X
0	 0	 0
0	 1	 1
1	 0	 1
1	 1	 1
s
i
k:
1
20 20
16
S
16
S
O
10 ^
J
10
i Q 6
0 0.6	 1.0	 1.6	 2.0 0	 0.6	 1.0	 1.6	 2A
TOTAL LOAD CAPACITANCE IPF) TOTAL LOAD CAPACITANCE IpF)
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THREE—INPUT OR
s DEVICES
4 PADS	 CELL WIDTH n 5 MIL=
SCHEMATIC
4 +VP
O C	
IMILS
p i 	 +VO B	 3.5
MILS
p
p	 3.1
t\Z J A ^ 3.5
	
MILS
MILS	 X
^N	 N	 N	 N
o.	 o.9	
t0
L _ I 	 a	 0.9	 2.0
MILS
	
MILS	 MiL^MILB
I
PIN CAPACITANCE (pF)
2 0.225
3 0.225
4 0.225
5 0.010
1
SOS STANDARD
CELL NO. 1730
VDD"10V
LOGIC SYMBOL
r	 ^
C^ A
B	
xO C >4
X-A+B+C
TRUTH TABLE
A B C x
0 0 0 0
0 0 1 1
0 1 0 10 1 1 t1 0 0 1
1 0 1 11 1 0 1
1 1 1 1
G
20 20
15 15
e
d
G
10 10J
1
ly
Q
N
WH
6 at 5
0 0.5	 1.0	 1.5	 2.0 0	 0.5	 1.0	 1.5	 2.0
TOTAL LOAD CAPACITANCE (pF) TOTAL LOAD CAPACITANCE IpF)
32
ORIGLNAL PAGE' I.
OF PO OR OUALI'PY
FOUR-INPUT OR
	 SOS STANDARD
CELL NO. mo
10 DEVICES
6 PADS	 CELL WIDTH • s MILs	 VDD - 10 V
SCHEMATIC
+V
^D0 P44 MILS
O C
44 MILS
O38 w
4A MILS
2	 A P4A MILS
P
COLS
x
N N N N N
04 OA 0 S 0 S 2.0
MILS
PIN CAPACITANCE (pF)
2 0.400
3 0.400
4 OAOO
6 OA00
6 0.010
LOGIC SYMBOL -
	 7
O
s 2
3	 \. 
S
C 6
0
XoA+B+C+D
TRUTH TABLE
A	 B	 C	 D x
0	 0	 0	 0
ALL OTHER INPUT COMBINATIONS
I
i	 0
1
20 20
16 16
Q 10
J
10
W
t
^
6 Se 6
0 0.6	 1.0	 1.6	 2.0 0	 05	 1.0	 1.6
	 2.0
TOTAL LOAD CAPACITANCE IPF) TOTAL LOAD CAPACITANCE IpF)
LOGIC SYMBOL
2 A
3 i
.O
	 a©
4 C
LOGIC EQUATION
Z - Ai+CD
2,2 AND-2 NOR
SOSSTANDARO
8DEVIC ES 	 CELL N0. 18705 PADS
CELL WIDTH • BA MILT
	
CELL HEIGHT 7	 VDD —10
TRUTH/TABLE
A	 B I C	 O I Z
1	 1	 •	 0
•	 •	 1	 1	 0
ALL OTHER INPUT
COMBINATION$
	 i
I
• DON'T CARE
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE (pF)
2 0.45
3 0.46
4 0.46
6 0.16
i 0.03
12 11.•
• 11
• 1033
7
Z 7.3
J
+ i
•
iS
is
3 ( j^
2
2 I
)	 2
1
'
1 I	 i I
0 02	 0.6	 IA	 14 1.2.	 0 0.2 0•	 1A 1.{	 1.• 2J
OUTPUT NODE CAP IPP) OUTPUT NODE CAP. (pP)
34
F-
2.2.2 ANO-3 NOR
12 DEVICES
7 PADS
CELL HEIGHT 7.0 MILT
SOSSTANDARO
CELL NO. im
CELL WIDTH • 74 MILL VDO-10
LOGIC SYMBOL
® A
®
QQ 
t
Csju 	 2®
E
7 f
LOGIC EQUATION
2-At*CD*EF
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE (PFI
2 a"
2 AM
i to
6 tAi
6 sm
7 a"
0 an
11
10 N
i to 14
1
/,as
lip
6 j
i
t^
Ii.i
I 4
a
+ I	 ( 2	 I	 ^
0 04 OA 1.0 /A 13 22 0 U $A IS IA IS JU
OUTTUT NODE CAP. (pFl 0UTlW NODE CAP (Fi)
TRUTH/TABLE
A B C D I E	 F	 Y
0
0
0
ALL OTHER INPUT	 1COMBINATION$
• DONT CARE
35
r"
t
J/K FLIP FLOP WITH SET/RESET
SOS STANDARD
2SDEVICEt	 CELL NO. 2000
6 PADS CELL WIDTH • 17 MILS
	 7 MIL FAMILY 0 10 V
SCHEMATIC
.v
t ^"	 l
.v
R ^ p
1
Ra i «	 •	 NNµ N
R 0^T.-70-CF- 1 pN
"' LOGIC svnnBOl
R	 ^)
K
O
7
LOGIC EQUATION
+S 11+J^_ 1 1:^_ i 0^_ i R
NOW Jn_ 1 . Kn_ 1 , UW On_1 ARE THE VALUES
OF J, K AND O BEI°ORE THE CLOCK CHANGES
STATE.
TRUTH/TABLE
K S R	 0
0 0 0 O
0	 0	 0	 1
1	 0	 0	 0
•	 •	
1 1 0 1 1
•	 1	 1	 PROHIBITED
NOTES: 0,_ 1 IS THE STATE OF THE
OUTPUT BEFORE THE LAST CLOCK
TRANSITION
• DON:T CARE
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE (pF)
2J 0.12
3,0 0.60
4.K
a,C 0.37
a,t 0.16
7,R 0.16
i0 m q— ... 10 V OPERATION	 64 no
60
400 STAGE DELAY I
20 •
10•as
0PF 10 p	 20pF^	 30 P
MIN CLK TO MIN CLK TO MIN CET OR
LOAD MASTER LOAD SLAVE RESET TO LATCH
CLK CLK
^ ^ $04 R ^"1
1.6m ^ 20n	 ,
EXTERNAL LOAD ON 0 < 3 pF
is ()iii;3m AL PAvLr 4
,,, y	
(sumA1li
11^ j17 r.^r?.!
	
R
0--TYPE, M/S, S/R FLIP FLOP	 SOS STANDARD
20 DEVICES	 CELL NO. 2020
• ►AOi	 CELL MOTH - 4 MILS
	 7 MIL F WILY • 10 V
SCHEMATIC
•
v
, a 	 1,	 t v c + -4 1!	 ^v	 v
t
^	 Yllr	 r,lt1	 ^
OR	 01,
^0, , 1•	 r,-.1	 41
. -4 w	 .	 -4 r	 r
r•	 o
v	 v	 v
^	 v	 uu
LOGIC SYMBOL
is
01 D
CL
 __
2010	 QA
R/I
CELL1/— O  CAPACITANCE VALUES
FIN -^ CAPACITANCE IpF)
2 029
0.10
• 0.20
7 0,20
TRUTHITABLE
C L	D R i 1 0 0
0	 0	 0	 0	 1
1	 0	 0	 1	 0
•	 1	 0	 0	 1
_•	 0	 1	 1	 0
DON'T CARE
* UNDEFINED OUTPUTS
DYNAMIC DATA • 10.0 V
FLIP—FLOPCHARACTERISTICA OUE ►UT INVERTERCHARACTERISTICS'
A^°
I!% Ira
^`	 v
10 	 V EBOtt*V 10
F`1f`v^
!	 ' • AS 01A 10 1.0 pF LOAD AT 0
0	 2.0 pF	 4.0 pF 
_	 0 	 lVpF	 4A pF
CAPACITIVE LOAD AT D
	
CAPACITIVE LOAD AT 0
MIN, CLK. TO MIN. "S" OR "R" MIN. CLK. TO
LOAD MASTER TO LATCH M LOAD SLAVE
i6 ^. 16 n.
^^
16 ns
6 ^- WITH 1.0 pF AT 0,4	 (17
r
EXCLUSIVE OR
"DEVICES
3 PADS	 CELL WID"H= 6MILi
SCHEMATIC+v
•v
x—[ v21' v	 ^P	 ,rP13,1^^^	 3.0^
M
--N
1 0
N -^	 f N	 hJ	 N	
i 4 i
1.0_j I	 1.8 i	 L	 1.2
1	 L.-.
I
A	 B
2	 3,
PIN — CAPACITANCE (pF)
•—r
2 I	 0.366
3 0.362
4
SOS STANDARD
CELL NO, 2310
VOL) -10V
LOGIC SYMBOL
2	 A
^— X
(14
3 I 0
X-A+8
TRUTH TABLE
^A	 s	 '. x
0	 0	 I 0
0	 1 1
1	 0 i
1	 1
i
0
i	 I
I
i
0	 0.5	 1.0	 1.5	 2.0
TO fAL LOAD CAPACITANCE 1pF)
20
i
15
c
I	
YQ
W 10
O
'	 W
Q
^	 r
ti 5
h
c
a
0
J
J
Q
{4
WN
cc
t
O	 T.S.	 X
C •-
TRUTH TABLE
O	 C	 X
1 1 1
0 1 0
100
 0 HIGH
IMPED.
URIGINAL PAGE IS
OF POOR QUALITY,
SOS STANDARD
CELL NO. 2570
10 DEVICES
	
(OUTPUT PAD)
2 PADS
	 CELL WIDTH- 24 MILS
	 CELL HEIGHT - 42 MILS
LOGIC SYMBOL
PIN	 CAPACITANCE (pF )
1	 4A
2	 2.e
26 26
20 20
15 15
C Wa
> F
C
10
2
10
W y
5 ►^ 6
0	 100	 200	 300	 400	 500 0	 100	 200	 300	 400	 500
TOTAL LOAD CAPACITANCE IpFI 
--o. TOTAL LOAD CAPACITANCE (pF) --+
3
r A
SOS STANDARD
CELL NO. 2810
I
io DEVICES
3 PADS	 CELL WIDTH=	 5MILS VOD' 10 V
LOGIC SYMBOL
I	 TRUTH TABLE
C	 I	 D	 Il	 Q
0
D	 T.G.	 p
0
a TRI•
C	 STATE
1	 0	 i	 0
PAN	 CAPACITANCE ( pF)	 0	 0	 1
2	 0.23
3	 0.15	 1	 1	 On-14	 0.05
Q^1 IS OUTPUT BEFORE CLOCK GOES HIGH
40
MIN. CLOCK PULSE
WIDTH TO TRANSMIT
INPUT, D TO OUTPUT
O'	 30
20
gWC
10 10
C^ZOna	 0
0
TOTAL LOAD CAPACITANCE (pFI - ►
40
I.
0 02 0.6 1.0 1A 1.8 22 2.1
TOTAL LOAD CAPACITANCE IpFI
x
D—TYPE. MASTER/SLAVE FLIP FLOP	 SOS STANDARD
CELL NO. 2820
18 DEVICES	 7 MIL FAMILY3 PADS	 CELL WIDTH - 10.0 MILE
	
VDD ' 10 V
SCHEMATIC
c v	 c •v
1. r
0.7	 N
pl
I I
of
1.7 OA
/]
T
F
11
N	 N
^ap
;l	 T
No.t
.v
•v •V
r
^ "i	 Ol
r
U.7
..1J
^	 1^^ I7
C
of
N N rl
c	 N N
07 of
	
PIN
	 CAPACITANCE IpF)
	
2	 0.266
	
3	 0.225
	
4	 0.040
LOGIC SYMBOL
C	 C
O.S	 DA
C
3 	 C	 On . pn_1 C ♦ On-1 C
NOTEI On-1 AND Cl._, ARE INPUT AND OUTPUT SIGNALS
RES/ECTIVELY SEFORE CLOCK CHANGES STATE
TRUTH TABLE
C	 D	 On
1	 1
f`
0	 0
On-1
f	 0	 On-1
On_1 IS OUTPUT BEFORE CLOCK GOES HIGH
DATA 10.0 V OPERATION
CLK MIN. CLOCK PULSE WIDTHREOUIRED TO LOAD MASTER
TC Ind MIN. CLOCK PULSE WIDTHS
REFORMED TO TRANSFERC5" INFORMATION FROM MASTER
TO OUTPUT C L
 - 0.4 pF: TC - 1S as
CL -3.0PF;TC -75 no
CONDITIONS:
ALL DELAY INFORMATION BASED ON
AN ASSUMED 16 ns 10.80 RISE OR
FALL TIME FOR CLOCK SIGNALS
60% CLK	 50% OUTPUT O
41
SCHEMATIC
VDD	 VDD
C	 P.
N .	 D	 ]p O
D
(D =r— o
c
"4	 NS
V0	 Ol
C 1
NL
OL
1
TRUTH/TABLE
C D O
^— 0 0
1 On-1
0 On-1
D _1
 IS OUTPUT BEFORE CLOCK GOES HIGH
^-	 - - - DATA
20 no '„! MIN_CLOCK PULSE
O FLIP FLOP WITH OPEN FS LOOP
	 SOS STANDARD
CELL NO. 2830
12 DEVICES
3 PADS	 CELL HEIGHT - 7.0
	 CELL WIDTH - 6 MILS 	 VDD- 10 V
LOGIC SYMBOL
® D TG,
TG
CELL 1/0 CAPACITANCE VALUES
PIN CAPACITANCE IpF)
2 0.089
3 0.123
4 —
40
30_
s
S
20
0
W
t
r"	 10
0	 0.6	 14
	
1.8	 2.0
TOTAL LOAD CAPACITANCE IpFI
1G^^
L
 caU mil^	 g.
1F F^
ORIGINAL PAUL tb
OF POOR QUALITY
SOS STANDARD
CELL NO. mo
11 DEVICES
a PADS	 CELLWIDTH-OWLi
a 
PIN . CAPACITANCE (pF)
2 0.23
3 !	 0.15
4 0.05
5 0.15
SCH EMATIC
VDID
D	 N 00	 100
P t^
Ntt Voo
R.	 N !a
VDD 03
P
Poi
^—^ N 0.3
NO&	 N t__
0.3 f
LOGIC SYMBOL
A.
F.-C
is
: 
C 
3	 STATE
TRUTH TABLE
C	 R	 D	 p
0	 0	 1	 0
0	 0	 0	 1
1	 0	 1	 n-1
1	 1	 0	 1
0	 1	 1	 NOT
DETERMINED
avo IS OUTPUT BEFORE CLOCK GOES HIGH
40
IMN. CLOCK
PULSE WIDTH
TO TRANSINIT
INPUT'D	 30OUTPUT '.
f
e
_ 20
^Ip
S fv
10
c m m
 -
0	 1.0	 15	 2.0
1TOTAL LOAD CAPACITANCE (pF) --^
43
JCELL HEIGHT: 14 MILS
CELL WIDTH: 13 MILS
PLA INPUT DECODER
54 DEVICES
B PADS
S SIDE CONTACTS
SOS STANDARD
CELL NO. 7000
VDD n 10
SCHEMATIC
V.
t
V ^N	 N	 N	 N
T
P	 ► (	 N	 N	 N
U
I	 I	 N	 N	 N N
v
1 P	 P	 N	 N	 N	 N
W
► 	 ► 	 N	 N N	 N
X
1 N {^ V 
	
N I N	 N
o•
P N
	
N	 N	 [N N
t
P	 P	 [N I P	 N	 P	 N I /	 N
OC , ATQ ASV A3O
LOGIC SYMBOL
A3Y---
rA o-E
Lill III I LEE
I
^
YY
S T U V W X Y Z
LOGIC EQUATION
S - A/ A2 • A3 E	 W- A l , A2 A3 E
T - Al A2 A3 E	 X • A 1 • A2 A3 E
U - A l • A2 ,A3 • E	 Y Al A2 A3 E
V n A 1 • A2 • A3 • E	 Z• A l , A2•A3•E
NOTE: C NORMALLY HIGH. A 25 ns NEGATIVE
PULSE ON C FOLLOWING THt SETTLING OF
OTHER INPUTS SPEEDS OUTPUT.
TRUTH/TABLE
E Al I A2 A3 S T U V I W X Y Z
0 0 0 10	 11 0 0 0 0 0 0 0
0 0 0 1 0 1 0 0 0 0 0 0
0 0 1 010 0 1 0 0 0 0 0
0 0 1 110 0 0 1 0 0 0 0
0 1 0 Q 10 0 0 0 1 0 0 1 0
0 1 0 1 0 0 0 0 0 1 0 0
0 1 1 0 0 0 0 0 0 1 0
1 1 1 0 0
Iff
0 0 0 1
1 - 0 0  0 0 0 0
NOTES:
1. • MEANS "DON'T CARE"
2. WHEN C IS LOW, ALL OUTPUTS ARE
UNDEFINED, CIS ASSUMED HIGH
FOR THE ENTIRE TRUTH TABLE.
3. THE CIRCUITRY IN THIS CELL IS NOT
TRUE CMOS. ABOUT 1 mA STANDBY
CURRENT IS DRAWN
CELL 1/0 CAPACITANCE VALUES
PIN
	 CAPACITANCE (pF)
2,C
	 0.7
3,E	 0.45
4A I	 0.3
GA2	 0.3
0.A3 	 0.3
S, T, U. :', W. X, Y. Z	 0.6 EACH
C END OF ' ) 25 ~ m	 10 VOLT OPERATIONINPUT
TRANSIENT
DELAY OF S, T, U. V, W. X, Y, Z (FROM ?RAILING
EDGE OF C) VERSUS CAPACITIVE LOADS ON S — Z
20.9 (7 STRING CELLS) 	 — 2.7 (22 CELLS)
CAP. LOAD (pF)
44
ir
rF
CELL HEIGHT: 14 MILS
CELL WIDTH: 3 MILS
SOS STANDARD
^-LLL N0. 7XXO
VDD - 10
PLA OUTPUT FUNCTION STRING
S DEVICES
1PAD
0 THROUGH SIDE CONTACTS
SCHEMATIC
s ^----^ s---^ W
N N
T
------Z ,t--t X
N N
U ^'Z. ,t--e Y
N N
V a-^-^
.L'-^t Z
N N
• MASK
PROGRAMMED
TO LOGIC
ONE OR ZERO
	 0
O
LOGIC SYMBOL
S T U v W X Y Z
lJ
MASK PROGRAMMED
0
LOGIC EQUATION
O-S+T+U+V+W+X+Y+Z
NOTE: ANY OF THESE TERMS FOR WHICH
THE MASK IS PROGRAMMED TO A LOGIC
ZERO DROPS OUT OF THE EQUATION,
TRUTWTAOLE
&I T I U V w x Y 2- 1 0
ol 010 0 0 0 0 1	 x
O l 1 1 010 0 0 0 0 X
ol ol 110 0 0 0 0 X
0 ol 01-1 0 0 0 0 X
0 01 010 1 0 010 X6
0 01 010 0 1 1 0 0 X
0 0 0 1 0 X
0 0
too JO
0 0 1 X
0 0 0 0 0 FLOATING
NOT'$&
1. X 1 -XS VALUES ARE DETERMINED BY
PROGRAMMING AT THE CONTACT MASK
LEVEL.
2. COMBINATIONS NOT SHOWN IN TABLE
ARE NOT ALLOWED BY THE INPUT
DECODER CELL WHICH DRIVES S, T, U, V.
W, X, Y, AND Z.
3. EXPANDABILITY ACHIEVED BY
PHANTOM OR "ING" OUTPUTS.
CELL 1!0 CAPACITANCE VALUES
PIN CAPACITANCE (pF)
S. T. U. V. W. X. Y. Z 0.12	 EACH
0 0.24
10 V OPERATION
DELA'C CROM S, T, U, V. W. X, Y OR Z TO 0
VERCP19 CAPACITIVE LOAD ONO
3 1	 --
^ I	 1
0	 0.24	 2
CAP. LOAD IpF)
	 —^-+
45
.a
10 DEVICES
	
3 PADS
	
CELL WIDTH n 1s
SCHEMATIC ,v
D	
P	 P
7.0
	 4.7
42
C	 N	 P	 Z
+V	 3.2	 3.2
P
(	 —^
	
2.0	 Ni I
	
^
I---!I N	 N
	
N	
0.4	 4.6
0 G
46
SOS STANDARD
CELL NO. 9020 a 9050
CELL HEIGHT - 7 MILS	 VDD ' 10
LOGIC SYMBOL
D	 Z
C
50
r 40
x
i
J 30J
<
LL
20 —
°^	 TRRFWV
G10
0	 30	 70 100	 150	 200
TOTAL LOAD CAPACITANCE (pF)
PIN CAPACITANCE (pF)
2 1.2
3 1.0
50
40
I
S	
30
W
O TD
20
10
0 30	 70	 100	 150	 200	 1
TOTAL LOAD CAPACITANCE IpF)
TRUTH TABLE
C D	 Z
1 o	 o
1 1	 ^	 1
0 •	 i	 HIGH IMP.
i
I
r
I
6
F^rt
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